The emerging multimedia era will need more advanced, ultra large scale integrated systems as open platforms for wide variety of information technology. Progress in design and manufacturing technology of ultra large scale integrated circuits (ULSI) now makes it possible to realize giga-scale integration of transistors on a single silicon chip, and even sub-terascale integrated systems are in the scope of advanced research. The information technology has dramatically changed the infrastructure of our society supported by computer and telecommunication systems, and simultaneously the network society starts to face a kind of language barrier inherently existing in the communication system such as the internet. In order to solve this problem a new paradigm of advanced research for computer architecture as well as the related integrated systems and devices is thought to be necessary. Particularly in device research, not only continuous downscaling of transistor dimensions for enhancing the integration level of ULSI but also extensive development of silicon-based quantum nanodevices and their implementation to integrated circuits will be needed for the advancement of languagebarrier-free information network in future.
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If we can access to vast amount of contents on World Wide Webb sites without language barrier, valuable knowledge and intelligence accumulated in the history of mankind over 5000 years will certainly help us to rind a relevant solution for our problems. Increasing extent of interaction among individuals or organizations through the network could in some cases cause social instability as a consequence of nonlinear growth of intentionally biased information. To avoid such instability in the strongly interacting network society, historically accumulated human intelligence stored in the cyber space should be properly utilized although the language barrier often limits smooth access to the best suited contents. Even a new computer architecture well fitted to translation among different languages will be needed. Particularly for the portable use ultra-low power ULSI systems must be developed. In addition rapidly increasing knowledge of science, technology, culture and human history should be systematically stored for easy access through the Internet. This implies the necessity of terabytes scale database supported by high performance computers distributed in the network [2] .
All of these advanced systems should be developed on the basis of ULSI. For developing language translation systems a long term efforts will be needed, while many attractive by-products will appear in the market on the way of such technology development.
MOSFET Scaling
Continuous downscaling of transistors on a silicon chip will realize a giga-scale integration level very soon as shown in Table I . CMOS technology will steadily advance every three years, and a SOnm channel length bulk MOSFET has already shown a high performance [3] . Therefore sub-tera scale integration on a silicon chip could in principle be possible if we are able to overcome the problems of the huge chip size and the large power consumption. Power dissipation in CMOS circuits increases with an increase of the clock rate in the logic circuit, and will limit the integration level in future. Extensive efforts to reduce the power consumption in the circuit are in progress, and simultaneously high speed interconnect technology is aggressively being developed [4] . Also, fine lithography technology is the key issue to be extensively being developed. 193 Table I Overall roadmap technology characteristics (SIA, 1997) nm DUV lithography will be in the market place for the 180 nm generation. Proximity X-ray lithography, E-beam projection, E-beam direct write and extreme ultraviolet (EUV) are being studied for sub-130 nm generatlons [5] .
and the edge nonuniformity also induces the additional fluctuation more than 10%. Thus the circuit design window becomes very narrow for tera scale integration. The other challenge in MOSFET scaling is the gate oxide thickness which should be less than 2 nm for the 100 nm generation logic devices, where the tunneling current through Si02 is dramatically increased as illustrated in Fig. l [6] . The tunnel leakage current for oxides thinner than 1.5nm will deteriorate the transistor performance. 4 . Quantum Mechanical Considerations for Silicon Nanodevices As discussed in the last section electrical characteristics of a few tens nanometer gate length MOSFETs with the similar gate width will encounter a substantial problem of the statistical fluctuation of electron number which makes it difficult to maintain the bit error rate of the digital circuits as low as 10-18. The extent of a statistical fluctuation for 30 electrons in the transistor channel is 18% for the Poissonian distribution, while in the case that these electrons are confined in the hypothetical potential well, the quantum correlation due to coulombic repulsive force among electrons results in the spatial quasi-equidistance distribution and dramatically suppresses the statistical fluctuation of the electron number as illustrated in Fig.2 , where 30±10 electrons refers to the state 1 and less than 10 electrons to the state 0, and the probability density difference between the two states is 1028 that is sufficient to guarantee the extremely low bit error rate when we ignore the edge nonuniformity.
On the other hand the 10 electron system yields the probability density difference of 10-4 which can no longer guarantee the reasonable error rate for the digital systems even when electrons are confined in the potential well [7] . This indicates that the fluctuation in the electrical characteristics of 30nm gate length MOSFETs (90 electron system) becomes severe even if the edge nonuniformity is kept extremely low. In order to go beyond the physical limit of MOSFETs silicon-based quantum devices which operate at room temperature should also be examined in terms fluctuations of quantized states due to the size nonuniformity. If one assumes that a silicon quantum box with a size of LxLxL, the size deviation AL for one of x, y and z direction results in the energy broadening AE/E=2AL/L. This means that 10% deviation in the one edge of the box causes 20% fluctuation of the quantized state. In this sense the quantum box devices are also very sensitive to the size nonuniformity. If the box size L=3N5nm, the energy separation between the 1st and 2nd quantized states is enough to guarantee the room temperature operation of silicon quantum box devices. However, the size deviation AL/L =10% corresponds to the double layer of Si atoms in the crystal. This can no longer be achieved by a conventional lithography and etch technique. If it is assumed that self assembling of silicon quantum dots with a uniform size distribution is possible, the above mentioned problem for the quantum box or dot is automatically solved.
In the case of III-V compound semiconductors, the wafer-scale self assembling of the quantum dot with uniform size distribution is being extensively studied by controlling the kinetics of heteroepitaxy [8] .
The self assembling technique of silicon quantum dots with a density of 1011 /cm2 has been developed by controlling the early stages of low pressure chemical vapor deposition (LPCVD) of silicon on Si02 [9] . This approach is somewhat different from the technology development of scaled MOSFETs in which the fine lithography is the key to define the device size and structure. For quantum nanodevices, the self assembling process is a key technology for device fabrication and it can be achieved by atomic scale control of surface chemical processes for determining the nucleation sites of nanostructure. This kind of approach could be complementary with respect to the CMOS technology development.
5. Self-Assembling of Si Quantum Dot for Nanodevices Recently Si quantum dots with diameters of 5N20nm and heights of 1. 1Onm have been fabricated by low-pressure chemical vapor deposition (LPCVD) from SiH4 [10] . The strong carrier confinement in a nm scale Si quantum dot is effective for the device operation at room temperature. The average diameter and height of hemispherical Si dots were controlled by changing the growth temperature from 550 to 600°C as shown in Fig. 3 . The dot height varied from 1.5 to 8nm with an activation energy of 2.2eV which agrees with a silicon cohesive energy. On the other hand the dot diameter was in the range of 10 to 2Onm and controlled by an activation energy of 0.82eV that is in good agreement with the SiH4 decomposition energy on Si surfaces. This implies that the decomposition process of SiH4 molecules adsorbed on the Si nucleation sites controls the dot diameter. It is also found that significant decrease in dot size and corresponding increase in dot density per unit area were achieved by treating the 5i02 surface in a 0.1 %HF solution before the LPCVD. This is because the HF treatment creates silicon nucleation sites such as Si-OH bonds on the Si02 surface as confirmed by Fourier transform infrared attenuated total reflection (FT IR-ATR) spectroscopy.
Self Assembled silicon dots can be implemented in MOSFET structures to enhance the functions. An MOS memory with a silicon nanocrystal floating gate has been shown to be attractive because of multivalued charging of electrons [11, 12] . The structure of an MOS capacitor with Si quantum dots as a floating gate is schematically shown in Fig.4 . Single-crystalline Si quantum dots were first selfassembled by LPCVD of pure SiH4 at 580°C on 3.5nm-thick SiO2 thermally grown on p-Si(100). To increase the number of Si dots, the second LPCVD was carried out under the same conditions after surface oxidation of the first-layer Si dot array. The total dot density was 5x1011 cm2 as measured by AFM. The average height and diameter of as-grown
Si-dots were evaluated to be 5 and lOnm, respectively.
The 2nd Si dot layer surface was covered by N 1 nm-thick native oxide. Subsequently, a 3.3nm-thick amorphous Si layer was grown on the Si quantum dots by LPCVD at 440°C and fully oxidized in dry 02 at 1000°C to cover the Si-dots with a 7.5nm-thick oxide layer. No significant change in the surface morphology was observed in this oxide layer fabrication.
Finally, 300nm-thick n+ poly-Si gates were grown. The measured C-V characteristics of a floating gate MOS capacitor are shown in Fig.5 . The unique hysteresis shown in the figure is well reproducible and almost independent of the measured frequency range of 1-100 kHz. This C-V characteristics can be interpreted in terms of electron charging and discharging to the Si dots by direct electron tunneling from the Si substrate to the dot through a 3.5nm-thick bottom oxide.
Since no electron exists in the dots after applying a gate bias of -4V, the accumulation capacitance agrees well with the calculated one in which the Si dot array is regarded as a lOnm-thick Si layer, and the gate bias scan from -4 to 6V reproduces the calculated curve. On the other hand, as the gate voltage is reduced from 6 to 3.2V or from 0.5 to -0.8V, the capacitance increases parallel to the initial curve with a flat-band voltage shift of DVFB 1=3.2V and AVFB2=0.7V, respectively, independent of the sweep rate. OVA 1 and AVFB2 correspond to the dot potential increase of 2.1 and 0.45V, respectively.
This indicates that the average number of electrons in a single dot is about 2.8 for AV1 and 1.2 for OV2 since the dot capacitance is about 3x10-19F. By voltage scan from 3.2 to 1V, the capacitance remains constant, indicating that the flat-band voltage shift continuously occurs due to electron escape from the dots to the silicon substrate though the bottom tunnel oxide. Further, at gate biases lower than -1V, the C-V curve coincides with the initial curve due to complete discharging of the dots. By integrating transient current when the gate bias is switched from OV to -1.2V, it is also confirmed that one electron charging to a single dot is achieved around OV. Therefore, this can be used for a nonvolatile memory.
Summary
Continuous advancement of ULSI technology will be driven by strong social demand in the multimedia era. Technology development for sub-tera scale integration of MOSFETs with extremely low power consumption will be motivated by future needs to minimize the language barrier existing in the telecommunication network and to efficiently utilize human knowledge and intelligence stored at the cyber space. This stimulates extensive efforts to challenge the technology breakthrough in voice recognition and language translation by the use of intelligent silicon chips. Tera scale integration of nanometer scale silicon MOSFETs and implementation of silicon quantum nanodevices in the CMOS circuits will be important challenges for future device research although so many problems including the system architecture and the circuit design concept remain unsolved.
